LSI Computer Systems, Inc. 1235 Walt Whitmon Rond, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

## STEPPER MOTOR CONTROLLER

July 2011

## FEATURES:

- Controls Bipolar and Unipolar motors
- Cost-effective replacement for L297
- Full, $1 / 2$ step mode selected with mode input
- Direction control
- Reset input
- Step control input
- Enable input
- PWM chopper circuit for current control
- Two peak-current comparators with external reference input
- Step control frequency and duty cycle controlled by an external frequency source or by an internal crystal controlled oscillator (typically 8 MHz )
- All inputs and outputs TTL/CMOS compatible (TTL for 5 V operation)
- 3 V to 5.5 V Operation (VDD $-\mathrm{V}_{S S}$ )
- LS7290 (DIP), LS7290-S (SOIC), LS7290-TS (TSSOP) - See Figure 1.


## DESCRIPTION:

The LS7290 generates Phase Drive outputs and PWM outputs for controlling twophase Bipolar Motors or four-phase Unipolar Motors, respectively. The LS7290 contains a mode controlled look-up table for generating the motor duty cycle drive sequences. There are four outputs which are used to drive two H -Bridges for the two motor windings in the Bipolar motor or the four driver transistors for the two centertapped windings in the Unipolar motor (Refer to Table 2). The LS7290 can step a motor in full steps and half steps. The refresh rate is set using an internal oscillator controlled by a crystal or by use of an external input clock. Typical refresh rate is equal to 31.25 kHz with the clock frequency set at 8 MHz . Peak-current feedback control using pulse-width modulation is used in full-step or half-step modes. The chopper consists of a voltage comparator, flip-flop and external sense resistor. The internal oscillator sets the flip-flop and enables the $\overline{\mathrm{NH} 1}$ and $\overline{\mathrm{NH} 2}$ outputs at the beginning of each PWM cycle. Once the peak motor current causes the voltage across the sense resistors to reach the voltage set by VREF, the outputs are disabled until the next oscillator pulse. The VREF voltage sets the peak current in each motor winding.

## INPUT/OUTPUT DESCRIPTION

## $\overline{\text { RESET Input }}$

Active low. Resets the PWM table pointer to HOME position per Table 2 and brings $\overline{\mathrm{NH} 1}$ and $\overline{\mathrm{NH} 2}$ low. Upon power-up, a POR circuit also resets the PWM table pointer.

## $\overline{\text { ENABLE }}$ Input

Active low. When high (inactive), brings PHA, PHB, PHC, PHD, $\overline{\mathrm{NH} 1}$ and $\overline{\mathrm{NH} 2}$ outputs low.

## $\overline{\text { STEP Input }}$

Active low. A low-going pulse on this input causes the motor to advance one step.


FIGURE 1.
NOTE: Pins 2 and 3 are used for factory test and must be tied to ground.

## FRD/RVRS Input

A low input causes the motor to move in incremental steps in reverse direction per Table 2. A high input causes the motor to move in incremental steps in forward direction per Table 2. Switching directions can occur at any time.

MODE Input
Defines the stepping modes as follows:

|  | MODE |
| :--- | :---: |
| full step mode | 0 |
| $1 / 2$ step mode | 1 |

Stepping mode can be changed at any time.

## SENSE1 / SENSE2 Inputs

Inputs for motor winding current sense. A fractional-Ohm resistor connected in series with each of the H -Bridge drivers produce SENSE1 and SENSE2 voltages. These voltages are compared with VREF voltage input, for generating the PWM inhibit outputs.

## VREF Input

External voltage reference for chopper circuit which determines the maximum motor winding current by regulating the PWM duty cycle. The SENSE resistors should satisfy the equations $\mathrm{R}_{\mathrm{S} 1}=\mathrm{R}_{\mathrm{s} 2}=\mathrm{V}_{\mathrm{REF}} / I_{\mathrm{max}}$ where $I_{\text {max }}$ is the maximum motor winding current.

## $\mathrm{R}_{\mathrm{x}}, \mathrm{C}_{\mathrm{x}}, \mathrm{CLK}$

These three pins can be configured in one of three ways to obtain the primary clock. A crystal connected between RX and CLK pins or a resistor-capacitor pair connected among all three pins (see Figure 4) can make use of the internal oscillator. Alternatively, the CLK pin can be driven from an external clock source.

## DS0/DS1 Inputs

The phase drive is blanked out between steps by switching outputs $\overline{\mathrm{NH} 1}$ and INH2 low in order to reduce audible noise and power consumption. The duration of the blanking is selected by DS0 and DS1 according to Table 1.

## PHA / PHB / PHC / PHD Outputs

The state of these phase outputs are determined by the look-up table and are used to control either the left or right half of each of the H -Bridge drivers. A low on a phase output enables the bottom driver while a high on the output enables the top driver.

## HOME Output

Indicates Step0 state per Table 2 with a logic low.

## $\overline{\mathrm{NH}} 1 / \overline{\mathrm{NH}} 2$ Outputs

These outputs are used to provide PWM control to each of the two H -Bridge drivers.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, or for any infringements of patent rights of others which may result from its use.

Table 1

| DS1 | DS0 | Blanking Time, IPB, at $f_{c}=8 \mathbf{M z}$ |
| :---: | :---: | :---: |
| 0 | 0 | $1.25 \mu \mathrm{~s}$ |
| 0 | 1 | $2.50 \mu \mathrm{~s}$ |
| 1 | 0 | $3.75 \mu \mathrm{~s}$ |
| 1 | 1 | $5.00 \mu \mathrm{~s}$ |



FIGURE 2. LS7290 BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS:

| PARAMETER | SYMBOL | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| DC Supply Voltage | V $_{\text {DD }}-\mathrm{V}_{\text {SS }}$ | +7 | V |
| Any Input Voltage | $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\text {SS }}-0.3$ to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -85 to +150 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL SPECIFICATIONS $\left(-25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {DD }}$ | 3.0 | - | 5.5 | V | - |
| Supply Current | IdD | - | - | 2.0 | mA | Outputs floating, Inputs high |
| CLK frequency | $\mathrm{f}_{\mathrm{c}}$ |  | 8.0 | - | MHz | - - |
| Enable Propagation Delay | $\mathrm{t}_{\text {epd }}$ | 100 | - | - | ns |  |
| FRD/RVRS Setup Time (before step pulse) | $\mathrm{t}_{\mathrm{ds}}$ | 0 | - | - | $\mu \mathrm{S}$ |  |
| Step Pulse Width | SPW | 1.0 | - | - | $\mu \mathrm{s}$ | at $\mathrm{f}_{\mathrm{c}}=8 \mathrm{MHz}$ |
| Interstep Pulse Delay | ISD | 32 | - | - | $\mu \mathrm{s}$ | at $\mathrm{f}_{\mathrm{c}}=8 \mathrm{MHz}$ |
| Interstep Phase Blanking | IPB | 1.25 | - | 5.0 | $\mu \mathrm{s}$ | at $\mathrm{f}_{\mathrm{c}}=8 \mathrm{MHz}$ |
| $\overline{\text { Reset Pulse Width }}$ | RPW | 1.0 | - | - | $\mu \mathrm{s}$ | at $\mathrm{f}_{\mathrm{c}}=8 \mathrm{MHz}$ |
| Reset to Step Pulse Delay | trs | 0 | - | - | $\mu \mathrm{S}$ |  |
| Hi-Level Input Voltage | $\mathrm{V}_{\text {IH }}$ | 2 | - |  | V | $V_{D D}=5 \pm 0.25 \mathrm{~V}$ |
| Low-Level Input Voltage | VIL | - | - | 0.8 | V | $V_{D D}=5 \pm 0.25 \mathrm{~V}$ |
| High-Level Input Current | IH | - | - | 50 | nA | Leakage Current |
| Low-Level Input Current | IL | - | - | 50 | nA | Leakage Current |
| Output Sink Current | lo | -10 | - | - | mA | $\mathrm{V}_{0}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
|  | lo | -5 | - | - | mA | $V_{O}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |
| Output Source Current | lo | 5 | - | - | mA | $V_{0}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
|  | lo | 2.5 | - | - | mA | $\mathrm{V}_{0}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |
| Comparator Offset Voltage | Vos | - | 5 | 15 | mV | $V_{\text {Ref }}=1 \mathrm{~V}$ |
| Input Reference Voltage | VReF | 0.5 | - | 3.0 | V | $V_{D D}=5 \mathrm{~V}$ |
|  | $V_{\text {ReF }}$ | 0.5 | - | 1.5 | V | $V_{D D}=3.3 \mathrm{~V}$ |



FIGURE 3. RC OSCILLATOR FOR CLOCK GENERATOR


FIGURE 4. PARTIAL SEQUENCE IN FORWARD HALF- STEP MODE


FIGURE 5. TYPICAL APPLICATION SCHEMATIC FOR A TWO PHASE BIPOLAR MOTOR USING A SINGLE MOTOR IC


FIGURE 6. TYPICAL APPLICATION SCHEMATIC FOR A TWO PHASE BIPOLAR MOTOR USING TWO SEPARATE MOTOR DRIVER ICs


NOTE: Q1, Q2, Q3, Q4 are MOSFET Power Transistors suitable for 5V Gate Drive
Typical P/Ns = IRLZ44N and IRF3708
FIGURE 7. TYPICAL APPLICATION SCHEMATIC FOR A FOUR PHASE UNIPOLAR MOTOR USING DISCRETE MOSFET TRANSISTORS

| TABLE 2 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STEP NUMBER |  | \% DUTY CYCLE |  |  |  |  |  |  |  |
| FULL | $1 / 2$ | $\overline{\text { NH1 }}$ | $\overline{\text { NH2 }}$ | PHA | PHB | PHC | PHD | STEP ANGLE |  |
| 0 | 0 | 100 | 0 | 1 | 0 | 1 | 0 | HOME |  |
|  | 1 | 70.7 | 70.7 | 1 | 0 | 1 | 0 | 45 |  |
| 1 | 2 | 0 | 100 | 0 | 1 | 1 | 0 | 90 |  |
|  | 3 | -70.7 | 70.7 | 0 | 1 | 1 | 0 | 135 |  |
| 2 | 4 | -100 | 0 | 0 | 1 | 0 | 1 | 180 |  |
|  | 5 | -70.7 | -70.7 | 0 | 1 | 0 | 1 | 225 |  |
| 3 | 6 | 0 | -100 | 1 | 0 | 0 | 1 | 270 |  |
|  | 7 | 70.7 | -70.7 | 1 | 0 | 0 | 1 | 315 |  |
| 0 | 0 | 100 | 0 | 1 | 0 | 1 | 0 | HOME |  |



FIGURE 8. Selecting Between Fast and Slow Decay for One Stepper Motor Winding (Use identical circuit for the other stepper motor winding)
NOTE: In fast decay mode, inhibit windings are chopped.
In slow decay mode, phase windings are chopped.


FIGURE 9. 120V Motor Discrete Component Driver

